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High performance single-walled carbon nanotube field effect transistors SWCNT-FETs fabricated
with thin atomic layer deposited ALD Al2O3 as gate dielectrics and passivation layer are
demonstrated. A 1.5 m gate-length SWCNT-FETs with 15 nm thick Al2O3 insulator shows a gate
leakage current below 10−11 A at −2.5 VVg +7 V, a subthreshold swing of S
105 mV/decade, and a maximum on current of −12 A at a reverse gate bias of −1 V. Lack of
hysteresis in IV characteristics and low low frequency noise indicate high quality oxide-nanotube
interface achieved utilizing ALD Al2O3 as gate dielectrics and passivation layer. © 2007 American
Institute of Physics. DOI: 10.1063/1.2724904
Single-walled carbon nanotube field effect transistors
SWCNT-FETs have attracted attention as complementary
nanoscale devices to conventional metal-oxide-
semiconductor CMOS transistors due to excellent electrical
properties of single-walled nanotubes.1,2 Since their first
demonstration in 1998,3 significant progress has been made
in improving the electrical performance of these devices.4,5
Current research in SWCNT-FETs is focused on achieving
high transconductance, scaling down gate dielectrics, and
eliminating hysteresis caused by various charge trapping
mechanisms. An attractive research approach to improve the
device transconductance and current capability while reduc-
ing hysteresis as pursued by several researchers is to utilize
novel gate dielectric materials and passivation layers on
SWCNTs.4–7 Several groups have investigated new SWCNT-
FET gate dielectric structures including i bottom gated with
native Al2O3 dielectrics,6 ii top gated with 15–20 nm thick
SiO2 dielectrics,7 and iii top gated with atomic layer depos-
ited ALD 8–20 nm thick high-k zirconium oxide ZrO2
Ref. 4 and hafnium oxide HfO2.5 Among the above tech-
niques, utilizing high-k ALD ZrO2 and HfO2 as gate dielec-
tric is very promising and has achieved near ballistic trans-
port and ideal subthreshold swing of 60 mV/decade. The
drawbacks of these techniques are that high-k materials such
as ZrO2 and HfO2 are difficult to grow and difficult to re-
move using standard wet etching processes due to crystalli-
zation of ALD ZrO2 and HfO2 after postdeposition annealing
PDA. Additionally, HfO2 and ZrO2 are biohazard material.
Passivation of SWCNT-FETs helps stabilizing their elec-
trical characteristics against environmental variations. Diffi-
culty in growth and etching as well as high dielectric con-
stant are main reasons that ALD ZrO2 and HfO2 are not used
as passivation layer. Instead, chemical vapor deposited
CVD Si3N4 Ref. 8 and polymethylmethacrylate PMMA
polymer9 are utilized. However, Si3N4 passivation leads to
electrical degradation of carbon nanotube transistor. It is also
reported that PMMA passivation is not adequate to protect
the nanotube channel from ambient humidity.10
In this letter, we report high performance and high inter-
face quality top-gated SWCNT-FETs with Al2O3 dielectric
films deposited by ALD technique. ALD Al2O3 films have
been utilized as passivation and thin gate dielectric layers.
The ALD Al2O3 is annealed after dielectric layer deposition
and can be patterned with standard lithographic processes
using a simple wet etching process. These nanotube-based
devices achieve high on current and high transconductance
with no hysteresis and low interface trap density.
We have used low frequency noise characterization as
well as hysteresis in Vg-Id characteristics for studying the
interface quality in SWCNTs prior and after ALD Al2O3
deposition. Previous work points out to hysteresis in CNT-
FETs as a method to analyze interface quality.8,9 The prob-
lem of hysteresis measurement is that hysteresis in Vg de-
pends on the sweeping rate of gate voltage and the range of
gate voltage, which prevents measuring interface traps quan-
titatively. In CMOS technology, capacitance-voltage C-V
measurement and low frequency noise are used to analyze
the interface traps in oxide/semiconductors. Carbon nanotube
interface has an extremely small gate dielectric capacitance,
Cox20 / ln2tox/R28 aF/nm,4 much lower than the
detectable range of available laboratory equipment, prevent-
ing conventional C-V measurement as a possible character-
ization technique.11 Low frequency noise is then the only
quantitative method for analysis of interface traps in
nanodevices.
The SWCNT-FET devices reported here, shown in the
inset of Fig. 1, are fabricated on a high resistivity Si substrate
10 k with a 500 nm SiO2 thermal oxide. SWCNTs
are synthesized on the thermal oxide by thermal CVD of
methane on the substrate using commercial ferritin Sigma
catalyst. The grown carbon nanotubes have a diameter of
1–3 nm with an approximate tube density of 2–10/m2.
Following the nanotube growth, the ALD Al2O3 film is de-
posited on SWCNTs on SiO2 substrate using the ASM Mi-
crochemistry F-120 ALCVD™ reactor. A 15 nm amorphous
Al2O3 film is deposited on the wafer at 300 °C followed by
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PDA in N2 at 600 °C for 30 s. Figure 1 shows the gate
leakage current of a SWCNT-FET having 1.5 m gate length
with two semiconducting nanotubes in the channel. As can
be seen from the figure, the leakage current is very small, in
the range of 10 pA–10 fA at −2.5 VVg7 V, about five
orders of magnitude smaller than the drain current of nano-
tube devices. Using wet etching diluted HF solution, the
Al2O3 oxide on the source and drain patterns is removed
while the gate area is protected by photoresist. Metal con-
tacts are formed by electron beam deposition of Pd followed
by a lift-off process. Gate metal is defined by UV photoli-
thography followed by the deposition of Ti/Au 10/50 nm
with a minimum gate length of 1.5 m. Ti/Au 20/450 nm
metal interconnects are finally deposited on top of the source
and drain Pd contacts.
There are reports of high quality interface achieved be-
tween ALD Al2O3 and carbon nanotubes,12 Si,13 and GaAs14
substrates. In these reports, the quality of ALD Al2O3 films
exhibits a strong dependence on ALD growth conditions and
PDA.12–14 We have previously investigated high quality
Al2O3 films on GaAs substrate through PDA.14 The depos-
ited ALD Al2O3 film shows highly electrical insulating char-
acteristics, having very low leakage current density of
10−9–10−7 A/cm2 for 5 nm thick Al2O3 at −3– +3 V gate
bias. For the same oxide thickness compared to the state-of-
the-art SiO2 on Si, the leakage current density of ALD Al2O3
film on GaAs is similar or even one order of magnitude
lower at a given gate bias. Al2O3 has a high band gap 
9 eV, a high breakdown electrical field 5–30 MV/cm,
high permittivity 8.6–10, and high thermal stability up to
at least 1000 °C. It will also remain amorphous under typi-
cal heat treatment. In our current experiments, Al2O3 films
are grown on CNTs using alternating pulses of AlCH33 the
Al precursor and H2O the oxygen precursor at 300 °C in a
carrier N2 gas flow. Postdeposition annealing is done in N2
ambient at 600 °C for 30 s using rapid thermal processing.
Unlike ALD HfO2 or ZrO2, Al2O3 can be conveniently
etched using standard wet etching HF techniques even after
high temperature annealing.
The 1/ f noise spectrum in metal-oxide-semiconductor
field effect transistors MOSFETs can be used as a qualita-
tive measure of the origin of the noise and the density and
energy of the interface traps responsible for 1 / f noise.15,16
Similarly, measuring the low frequency noise spectrum of
the SWCNTs can indicate interface trap density and energy
around CNTs. In this letter, by measuring the 1/ f noise prior
to and after the deposition of ALD passivation layer, we
monitor a change in the trap density around the CNTs assum-
ing that the trapping-detrapping mechanism is responsible
for noise. Figure 2 shows the Id
2 normalized low frequency
noise spectrum of single-walled carbon nanotube biased at
−0.3 V prior to and after ALD Al2O3 passivation. By apply-
ing ALD Al2O3 passivation layer, the resistance value of
500 k remains intact as can be seen from the IV curve in
the inset of Fig. 2. On the other hand, the 1/ f noise spectrum
of SWCNTs passivated by Al2O3 is approximately one order
of magnitude smaller than unpassivated SWCNTs. The small
noise spectrum of the passivated SWCNTs indicates that the
interface trap densities are remarkably low. Kim et al.9 re-
ported that water molecules on or near SWCNTs are the
FIG. 3. Current vs current noise amplitude of SI for drain to source resistor
at 10 Hz as a function of voltage prior to ALD Al2O3 passivation and after
ALD Al2O3 passivation.
FIG. 1. Leakage current Ig A vs gate bias Vg V for SWCNT-FETs having
15 nm Al2O3 dielectrics. Inset: cross section of the top gate single-walled
carbon nanotube field effect transistors with 15 nm thick ALD-grown Al2O3
as gate dielectric.
FIG. 2. Low frequency noise spectrum of current fluctuation of the pre-
postpassivation of ALD Al2O3 SWCNTs for drain to source resistor. Inset:
IV characteristics of pre-postpassivated SWCNT. Both resistances have the
same resistance of 500 k.
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primary source of interface charge traps, giving rise to large
hysteresis. By passivating CNTs using ALD Al2O3, interface
traps activated by water absorption from the ambient may be
significantly reduced.
Figure 3 shows the correlation between the current noise
amplitude SI at 10 Hz and current I as a function of the
applied voltage V prior to and after ALD Al2O3 passiva-








where H is the Hooge parameter, q is the electronic charge,
eff is the effective mobility of carriers inside the channel,
and L is the channel length. The resistance Rch given by V / I
is a constant value of 500 k. In both cases prior to and
after ALD Al2O3 passivation, current noise amplitude SI is
proportional to I2, a trend observed in semiconductor resis-
tors. The estimated Hooge parameters prior to and after ALD
Al2O3 passivation are 910−3 and 5.4410−3, respectively.
The device with ALD Al2O3 passivation has superior prop-
erty in noise.
Figure 4 shows the I-V characteristics for a 1.5 m gate
length SWCNT-FET with a 15 nm thick Al2O3 in the ambi-
ent environment. Figure 4a shows a typical Id vs Vgs char-
acteristics when Vgs is swept from −1 to 1 V and back to
−1 V. In most of the SWCNT-FET, the direction of Vgs
sweep and its speed will create a hysteresis response due to
the interface charge traps, mainly from water molecules.9
The amount of voltage shift depends on the interface trap
density on/near SWCNTs and how fast the sweep is done.
Small hysteresis observed in the Fig. 4a indicates that ALD
Al2O3 suppresses the density of traps in SWCNT-FETs op-
erating in ambient conditions. Figure 4b shows Id vs Vds at
different gate biases. The curves resemble a conventional
p-MOSFET characteristic, exhibiting linear region at low
Vds and saturation region at higher Vds. The maximum in-
trinsic transconductance gm= dIds /dVdsVds=0.2 V of 3 S and
the maximum on current of −12 A are observed. The sub-
threshold swing S is about 105 mV/decade.
In conclusion, we have demonstrated the application of
atomic layer deposited Al2O3 gate dielectric and passivation
layers for high performance SWCNT-FET. The subthreshold
swing of S105 mV/decade, high transconductance of
3 S at a drain bias of 0.2 V, and a maximum on current of
−12 A indicate that ALD-based Al2O3 through postdeposi-
tion annealing can be used as gate dielectric for CNT tran-
sistors. Furthermore, low level of low frequency noise and
hysteresis-free IV characteristics demonstrate that ALD
Al2O3 can be utilized as excellent passivation layer on
SWCNTs.
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